

FIG. 1






FIG. 2A




FIG. 2B






FIG. 3






FIG. 4






FIG. 5

Operation Mode	Signal pin name Test pad input/output status	Control_A	Control_B	Clock_A
Normal operation mode	Input	0	0	0
	Output	0	0	Ó
First test mode	Input	0	0	0
	Output	1	1	0
Second test mode	Input	0	0	0
	Output	0	0	1



FIG. 6A

FIG. 6B






FIG. 7








FIG. 8A












FIG. 10

